

# Fast and Efficient Division Technique Using Vedic Mathematics in Verilog Code

Ugra Mohan Kumar<sup>1</sup>, Sandeep Kumar<sup>2</sup>, Madan Pal Singh<sup>3</sup>, Ashok Kumar Yadav<sup>4</sup>

1 Assistant Professor, Uttarakhand University, Dehradun

2 Assistant Professor, JB Institute of Technology, Dehradun

3 Assistant Professor, JB Institute of Technology, Dehradun

4 Senior Lecturer, JB Institute of Technology, Dehradun

**Abstract:** Division is the most fundamental and commonly used operations in a CPU. These operations furthermore form the origin for other complex operations. With ever increasing requirement for faster clock frequency it becomes essential to have faster arithmetic unit. In this paper a new structure of Mathematics – Vedic Mathematics is used to execute operations. In this paper mainly algorithm on vedic division technique which are implemented for division in Verilog and performance is evaluated in Xilinx ISE Design Suite 13.2 platform then compared with different parameters like delay time and area (number of LUT) for several bits algorithms.

**Key words:** Vedic mathematics, multiplication, division, delay time, Verilog.

## 1. INTRODUCTION:

Division is an important essential function in arithmetic operations. Multiplication-based different operations considered as Multiply and Accumulate (MAC) and internal product are among some of the commonly used Computation- Intensive Arithmetic Functions (CIAF) presently implemented and designed in many Digital Signal Processing (DSP) appliances considered as convolution of two or more than two information, Fast Fourier Transform (FFT) of different sequences, filtering of signals or information and in microprocessors its used in arithmetical and logical unit (ALU) [1]. Since multiplying is the most important factor for the implementation time for most of the DSP algorithms or techniques, so there is a need of most efficient and high speed division. Currently, division time is still the most important factor in determining the instruction cycle time and the delay time of a DSP chip. The requirement for high speed processing has been growing as a result of increasing work for computer and signal processing applications. Higher throughput arithmetical and logical operations are important to accomplish the required performance in various real-time signal and image processing applications [2]. The main key of arithmetical and logical operations in these applications is multiplication and division techniques and the development and designing of fast and efficient multiplier circuit has been a subject of interest over last few years. Sinking the execution time and power

consumption of required circuits are very necessary requirements for various applications such as in digital signal processing and in digital image processing [2, 3]. This work presents different division techniques and architectures. Multiplier based on Vedic or ancient Mathematics is one of the fast and efficient with low propagation delay and low power consumption multiplier.

## 2. VEDIC MATHEMATICS:

Vedic Mathematics introduces the magnificent applications to Arithmetical calculation and verification, theory of numbers, complex multiplications, fundamental algebraic operations, complex factorizations, simple quadratic and advanced order equations, concurrent quadratic equations, partial fractions, in differential calculus and integral calculus, squaring of complex number, cubing, square root of complex number, cube root, 2-Dimensional and 3-Dimensional coordinate geometry and brilliant Vedic Numerical code.

### 2.1 Vedic Mathematics Sutras and Up-sutras:

Entire mechanics of Vedic mathematics is based on 16 sutras – formulas and 13 up-sutras meaning – corollaries.

#### Sutras

1. *Ekadhikena Purvena*
2. *Nikhilam Navatascharamam*      *Dashatah*
3. *Urdhva-tiryagbhyam*
4. *Paravartya Yojayet*

5. Shunyam Samyasamucchaye
6. Anurupyte Sunyamanyat
7. Sankalana vyavakalanabhyam
8. Puranaprarnabhyam
9. Calana – Kalanabhyam
10. Yavadunam
11. Vyastisamashthi
12. Sheshanynkena Charmena
13. Sopantyadvayamantyam
14. Ekanyunena Purvena
15. Gunitasamucchayah
16. Gunaksamucchayah

#### Up-sutras

1. Anurupyena
2. Shishyate Sheshsamjnah
3. Adyamadye Nantyamantyena
4. Kevalaih Saptakam Gunyat
5. Vestanam
6. Yavadunam Tavadunam
7. Yavadunam Tavadunikutya Varganka ch Yojayet
8. Antyayordhshakepi
9. Antyoreva
10. Samucchayagunitah
11. Lopanasthapanabhyam
12. Vilokanam
13. Gunitasamucchyah Samucchayagunitah

#### 2.2Urdhva-tiryagbhyam:

The *Nikhilam* and *Anurupyena* are for special cases, whereas *Urdhva-tiryagbhyam* is general formula applicable to all [4]. Its algebraic principle is based on multiplication of polynomials. Consider we want to multiply two 4<sup>th</sup> degree polynomials

$$Ax^4 + Bx^3 + Cx^2 + Dx + E$$

$$Zx^4 + Yx^3 + Xx^2 + Wx + V$$

$$AZ x^8 + (AY+BZ) x^7 + (AX+BY+CZ) x^6 +$$

$$(AW+BX+CY+DZ) x^5 +$$

$$(AV+BW+CX+DY+EZ) x^4 + (BV+CW+DX+EY) x^3 +$$

$$(CV+DW+XE) x^2 + (DV+EW) x +$$

$$EV$$

Figure 1 - Multiplication of two fourth degree polynomials

Highest degree coefficient can be obtained by multiplication of two highest degree coefficients of individual polynomial namely A and Z. A next degree coefficient is obtained by addition of cross multiplication of coefficients of 4<sup>th</sup> degree and 3<sup>rd</sup> degree of other polynomials[5]. It means A which is 4<sup>th</sup> degree coefficient of polynomial-1 is multiplied by 3<sup>rd</sup> degree

coefficient of polynomial-2 is added to 4<sup>th</sup> degree coefficient of polynomial-2 multiplied by 3<sup>rd</sup> degree coefficient of polynomial-1 to get (AY+BZ).




Figure 2 - Vertically Crosswise First Cross Product

Similar logic of cross multiplication and addition can be extended till all 5 coefficients of both polynomials are used as follows. Every iteration gives a coefficient of product.




Figure 3 - Vertically Crosswise Intermediate Cross Product

In this iteration, coefficient of degree 4 of product is obtained. For next iteration we drop A and Z which are the highest degree polynomial coefficients. The resulting operation gives coefficient of the degree 3 of multiplication of polynomials. As follows





Figure 4 - Vertically Crosswise Intermediate Cross Product

Continuing with this process last coefficient is obtained by multiplication of 0<sup>th</sup> degree terms of both polynomials as E\*V. This process can be done in both ways as it is symmetric. In summary the process can be stated as, process of addition of product of coefficients of two polynomials in crosswise manner with increase and then decrease in number of coefficients from left to right with crosswise meaning product of coefficients for one polynomial going rightwards while for other leftwards.

Any decimal number can be thought as a polynomial with unknown or  $x$  equal to 10. Being said that, formula stated above can be utilized to calculate product of two decimal numbers. Each digit of decimal number is thought as coefficient of power of 10. Only restriction in

IJSER © 2017  
http://www.ijser.org



1 0 0 1 1 1 1 / 1 0 1 1 = 0 1 1 1  
R 0 1 0 1

|   |   |   |   |   |   |    |   |   |   |   |
|---|---|---|---|---|---|----|---|---|---|---|
| 0 | 1 | 1 | 1 | 0 | 0 | 0  | 1 | 1 | 1 | 1 |
| 1 |   |   |   | 0 | 0 | 0  | 0 | 0 |   |   |
|   |   |   |   | 1 | 0 | -1 | 0 |   |   |   |

### 3.1.3 Correct Remainder

|   |   |   |   |  |   |   |           |   |   |   |   |  |  |  |  |  |  |  |  |
|---|---|---|---|--|---|---|-----------|---|---|---|---|--|--|--|--|--|--|--|--|
|   | 0 | 1 | 1 |  | 1 | 0 | 0         | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
| 1 |   |   |   |  | 0 | 0 | 0         | 0 |   |   |   |  |  |  |  |  |  |  |  |
|   |   |   |   |  | 1 | 0 | <u>-1</u> | 0 |   |   |   |  |  |  |  |  |  |  |  |

Remainder =  $0111 - (-100) - (10) = 0111 + 100 + 10 = 1101$

Correct Remainder =  $1101 - 1011 = 0010$

Quotient =  $1000 - 10 = 0110$

Correct Quotient =  $0110 + 0001 = 0111$

Figure 9 - *Dhwajanka* – Solution for Negative Quotient

### 3.1.4 Partial remainder overflow:

## 4. RESULTS:

#### 4.1 simulation results of 8 bits Vedic Division




Figure 10 – Simulation result of 8 bits Vedic Division

#### Description:-

|     |   |                     |
|-----|---|---------------------|
| x   | : | Input data 8 – bit  |
| d   | : | Input data 8 – bit  |
| clk | : | Input clock         |
| a   | : | Output data 8 – bit |
| x   | = | 00011001            |
| d   | = | 00000101            |
| a   | = | 10010011            |

Thus simulated result and calculated result match correctly.

#### 4.2 Synthesis Results

Device utilization summary:

Selected Device: 3s500efg320-4

Number of Slices: 248 out of 4656 5%

Number of 4 input LUTs: 450 out of 9312 4%

Number of IOs: 25

Number of bonded IOBs: 25 out of 232 10%

IOB Flip Flops: 8

Number of GCLKs: 1 out of 24 4%

Total memory usage is 198936 kilobytes

#### 4.3 Timing Results

Minimum input arrival time before clock: 98.119ns

Maximum output required time after  
clock: 4.283ns

Total REAL time to Xst completion: 13.00  
secs

Total CPU time to Xst completion: 12.90  
secs

#### 5. CONCLUSION:

The designs of 8 bits Vedic division have been implemented on Spartan3E (3s500efg320-4) device. The computation delay for 8 bits Vedic division is 98.119ns. 10 IEEE.

It is therefore seen that the Vedic division is much faster than the conventional division for higher order bits. The algorithms of Vedic mathematics are much more efficient than of conventional mathematics.

#### 6. FUTURE SCOPE:

In future this work can be extended to higher bit Division which can be implemented using Vedic Mathematics. Floating Point Vedic Processor could be also a good extension of this work.

#### 7 REFERENCES:

- Figure 12 – Simulation result of 16X16 bits Vedic
- [1] Purushottam D. Chidgupkar and Mangesh T. Karad, "The Implementation of Vedic Algorithms in Digital Signal Processing", Global J. of Engng. Educ., Vol.8, No.2 © 2004 UICEE Published in Australia.
  - [2] Himanshu Thapliyal and Hamid R. Arabnia, "A Time-Area-Power Efficient Multiplier and Square Architecture Based On Ancient Indian Vedic Mathematics", Department of Computer Science, The University of Georgia, 415 Graduate Studies Research Center Athens, Georgia 30602-7404, U.S.A.
  - [3] E. Abu-Shama, M. B. Maaz, M. A. Bayoumi, "A Fast and Low Power Multiplier Architecture", The Center for Advanced Computer Studies, The University of Southwestern Louisiana Lafayette, LA 70504.
  - [4] Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim, Yong Beom Cho, "Multiplier design based on ancient Indian Vedic Mathematics", 2008 International SoC Design Conference.
  - [5] Parth Mehta, Dhanashri Gawali, "Conventional versus Vedic mathematical method for Hardware implementation of a multiplier", 2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies.
  - [6] Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, Anup Dandapat, "High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics", Proceeding of the 2011 IEEE Students' Technology Symposium 14-16 January, 2011, IIT Kharagpur.
  - [7] Ramalatha M, Thanushkodi K, Deena Dayalan K, Dharani P, "A Novel Time and Energy Efficient Cubing Circuit using Vedic Mathematics for Finite Field Arithmetic", 2009 International Conference on Advances in Recent Technologies in Communication and Computing.
  - [8] Shamim Akhter, "VHDL Implementation of Fast NxN Multiplier Based on Vedic Mathematics", 2007 IEEE.
  - [9] Anvesh Kumar, Ashish Raman, Dr. R.K. Sarin, Dr. Arun Khosla, Small area Reconfigurable FFT Design by Vedic Mathematics", 20